





NATIONAL WORKSHOP ON

Analysis and Design of High-speed Serial Links

2nd August – 4th August, 2023

Sponsored by:

Scheme for Promotion of Academic and Research Collaboration (SPARC), MHRD, GOI

Organized by:

Department of Electronics and Communication Engineering, NIT Warangal, India

Collaborative Expertise from:

University of Illinois at Urbana-champaign

Preamble:

Scheme for Promotion of Academic and Research Collaboration (SPARC) is a Ministry of Human Resource Development (MHRD), GOI initiative to improve research ecosystem in India. It supports national premier educational institutions by facilitating academic and research collaborations between Indian institutions and the best and selected institutions across the world's 28 nations. The collaborative educational networks will work on common issue of national or international relevance. It encourages international faculty, Indian institution visits and longterm stays to teach courses and conduct workshops for the benefit of Indian researchers and students in the selected research area. Also, it funds Indian students to visit and access the premier laboratories worldwide for training and experimentation. As an outcome patents, monographs, and world-class publications will be produced.

About NIT Warangal and Department:

Warangal, formerly known as Regional Engineering College was established in 1959. Over the years it has developed into a premier institute of higher learning and is ranked among the top technical education institutions in India. There are 14 Departments offering eight undergraduate and 32 post-graduate programmes besides programmes. About 5000 students across the country and about 500 international students study on the campus. The Department of Electronics and Communication Engineering is one of the country's larger ECE departments among all NITs in India and one of the largest departments of the National Institute of Technology, Warangal (NITW). The ECE

Department at NITW has been an international reputation of excellence in teaching, research and service. With excellent laboratory facilities and dedicated faculty, the department of ECE offers broad range of programs that include undergraduate (B.Tech) and post graduate (M.Tech) in Electronics Instrumentation, VLSI System design, Communication Systems and research (Ph.D) programs. The Department has strong Industry interaction and is involved in various Research & Consultancy projects in coordination with industry, Governments of India, Telangana & Andhra Pradesh.

Overview of the Course: High-speed serial links ensure reliable data transmission in modern communication systems. This workshop aims to provide participants with a comprehensive understanding of these communication links and their analysis and design. performance analysis course introduces techniques, such as peak distortion analysis and statistical analysis, to assess link performance and identify potential issues. Subsequently, it covers the design aspects of high-speed links, including drivers and finite impulse response (FIR) equalizers, and explores various architectures' impact on link performance. Additionally, participants learn about receiver-side equalizers, including analog equalizers, continuous-time linear equalizers (CTLEs), and decision feedback equalizers (DFEs), along with the tap coefficient adaptation using the Least Mean Square (LMS) algorithm. The workshop combines theoretical lectures, practical examples, interactive discussions to equip participants with the knowledge and skills to effectively analyze and design high-speed links.

Workshop Objectives

The objectives of the course are as follows:

- Understanding of basic transmission in modern communication systems
- Finite impulse response of equalizers
- Decision feedback equalizers
- Tap coefficient adaptation using the Least Mean Square (LMS) algorithm
- Exposure to practical problems of high-speed links and their solutions, through case studies

Course Level: Postgraduate, Ph.D. scholars and Faculty of Engineering and final year UG students

Resource Persons:

Prof. Pavan Kumar Hanumolu, Electrical and Computer Engineering, Coordinated Science Lab, University of Illinois at Urbana Champaign, USA.

Prof. Patri Sreehari Rao, ECE Department, NIT Warangal, Telangana.

Dr. P Muralidhar, Associate professor, ECE Department, NIT Warangal.

Registration Fee Particulars: FREE of cost

Accommodation: All the selected participants will be provided in the institute visitors/hostel block on sharing @ **Rs.500/-** per participant per day. AC accommodation will be provided as per request according to institute norms (Rs 2000/- per day that can be shared by 3 people) subjected to the availability. No TA will be paid for the participants.

Eligibility: The programme is open to the Faculty and Ph.D scholars/PG students of Electronics and Communication Engineering and allied disciplines. Industry personnel working in the concerned/allied discipline can also attend.

How to apply: A filled application form in the prescribed format duly signed and sponsored by appropriate authorities (along with payment details) should send scanned application form & proof for Fee paid details through email to patri@nitw.ac.in. After paying the fee participants are requested to fill the Google doc for confirmation of your interest to attend this workshop. Also, the original hard copies of the application form & proof for Fee paid details must be submitted at registration desk on first day of reporting. The selection status will be intimated only through mail.

Selection Criteria: Selection will be done based on a firstcum-first-serve basis and the confirmed candidates will be notified immediately. The maximum number of participants will **be 50 (Fifty)**. Additionally, 10 participants from industry are allowed to participate. The list of selected participants will be notified in the institute website www.nitw.ac.in and also, will be sent to their personal email address.

Important Dates:

Last date for Application with fee: 30th July 2023 Confirmed Selection List by Email: 31st July 2023

Google Doc Link:

https://forms.gle/8fTQyBKKSzKZw5Wd6

A test will be conducted at the end of the course. Candidates will be issued satisfactory certificates on successful completion of the course.

Coordinators:

Prof. Sreeharirao Patri, ECE Dept., NITW.

Dr. P Muralidhar, Associate professor,

ECE Dept., NITW.

For any enquiries please contact:patri@nitw.ac.in

Mobile: 8332969357 / 9441342324/ 8332969359







NATIONAL WORKSHOP ON

Analysis and Design of High-speed Serial Links

2nd August – 4th August, 2023

Sponsored by:

Scheme for Promotion of Academic and Research Collaboration (SPARC), MHRD, GOI

Organized by:

Department of Electronics and Communication Engineering, NIT Warangal, India

Collaborative Expertise from:

University of Illinois at Urbana-champaign

REGISTRATION FORM

1. Name : SPONSORSHIP CERTIFICATE
2. Designation :

3. Institution : 4. E-mail :

5. Phone No. :

6. Payment Details : NA

a) Transaction No. :

b) Bank :

c) Date :

d) Amount :

7. Address :

8. Qualification

9. Accommodation : Required /Not Required

Declaration

The information provided is true to the best of my knowledge. If selected, I agree to abide by the rules and regulations of the course and shall attend the course for the entire duration. I also undertake the responsibility to inform the coordinator in case, I am unable to attend the course.

Signature of the Participant

Signature of Head of Department/Institution (with seal)

Address for correspondence:

Prof. Sreehari Rao Patri, Dept. of Electronics and Communication Engineering, National Institute of Technology Warangal, WARANGAL - 506 004, Telangana State, India

Note: E-mail the scanned copies of filled-in and duly signed application form along with proof for Fee Payment Details & date to patrianitw.ac.in

Also, the original hard copies of the application form & proof for Fee paid details must be submitted at registration desk on first day of reporting

For any enquiries please contact:

Mobile: 8332969357 / 9441342324/ 8332969359